



AiP74HC/HCT259 8-bit addressable latch

Product Specification

Specification Revision History:

Version	Date	Description
2012-06-A1	2012-06	New
2021-12-A2	2021-12	Modify ordering information
2023-04-B1	2023-04	Update the template



Contents

1、 General Description.....	3
2、 Block Diagram And Pin Description	6
2.1、 Block Diagram	6
2.2、 Pin Configurations.....	7
2.3、 Pin Description	7
2.4、 Function Table.....	7
2.5、 Operating Mode Select Table.....	8
3、 Electrical Parameter	8
3.1、 Absolute Maximum Ratings.....	8
3.2、 Recommended Operating Conditions	9
3.3、 Electrical Characteristics	9
3.3.1、 DC Characteristics 1	9
3.3.2、 DC Characteristics 2	10
3.3.3、 DC Characteristics 3	11
3.3.4、 AC Characteristics 1	12
3.3.5、 AC Characteristics 2	14
3.3.6、 AC Characteristics 3	16
4、 Testing Circuit	18
4.1、 AC Testing Circuit	18
4.2、 AC Testing Waveforms.....	18
4.3、 Measurement Points	20
4.4、 Test Data	20
5、 Package Information	21
5.1、 DIP16	21
5.2、 SOP16	22
5.3、 TSSOP16.....	23
6、 Statements And Notes	24
6.1、 The name and content of Hazardous substances or Elements in the product.....	24
6.2、 Notes	24



1、 General Description

The AiP74HC/HCT259 is an 8-bit addressable latch. The device features four modes of operation. In the addressable latch mode, data on the D input is written into the latch addressed by the inputs A0 to A3. The addressed latch will follow the data input, non-addressed latches will retain their previous states. In memory mode, all latches retain their previous states and are unaffected by the data or address inputs. In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the D input and all other outputs are LOW. In the reset mode, all outputs are forced LOW and unaffected by the data or address inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

Features:

- Input levels:
 - For AiP74HC259: CMOS level
 - For AiP74HCT259: TTL level
- Combined demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- Specified from -40°C to $+125^{\circ}\text{C}$
- Packaging information: DIP16/SOP16/TSSOP16

**Ordering Information:****Tube packing specifications:**

Part number	Packaging form	Marking code	Tube quantity	Boxed tube quantity	Boxed quantity	Notes
AiP74HC259DA16.TB	DIP16	74HC259	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
AiP74HCT259DA16.TB	DIP16	74HCT259	25 PCS/tube	40 tube/box	1000 PCS/box	Dimensions of plastic enclosure: 19.0mm×6.4mm Pin spacing: 2.54mm
AiP74HC259SA16.TB	SOP16	74HC259	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP74HCT259SA16.TB	SOP16	74HCT259	50 PCS/tube	200 tube/box	10000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing: 1.27mm
AiP74HC259TA16.TB	TSSOP16	74HC259	96 PCS/tube	200 tube/box	19200 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm
AiP74HCT259TA16.TB	TSSOP16	74HCT259	96 PCS/tube	200 tube/box	19200 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing: 0.65mm

**Reel packing specifications:**

Part number	Packaging form	Marking code	Reel quantity	Boxed reel quantity	Notes
AiP74HC259SA16.TR	SOP16	74HC259	4000 PCS/reel	8000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing:1.27mm
AiP74HCT259SA16.TR	SOP16	74HCT259	4000 PCS/reel	8000 PCS/box	Dimensions of plastic enclosure: 10.0mm×3.9mm Pin spacing:1.27mm
AiP74HC259TA16.TR	TSSOP16	74HC259	5000 PCS/reel	10000 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing:0.65mm
AiP74HCT259TA16.TR	TSSOP16	74HCT259	5000 PCS/reel	10000 PCS/box	Dimensions of plastic enclosure: 5.0mm×4.4mm Pin spacing:0.65mm

Note: If the physical information is inconsistent with the ordering information, please refer to the actual product.



2、Block Diagram And Pin Description

2.1、Block Diagram




Figure 1. Logic symbol




Figure 2. Functional diagram





Figure 3. Functional diagram



2.2、Pin Configurations



2.3、Pin Description

Pin No.	Pin Name	Description
1	A0	address input
2	A1	address input
3	A2	address input
4	Q0	latch output
5	Q1	latch output
6	Q2	latch output
7	Q3	latch output
8	GND	ground (0V)
9	Q4	latch output
10	Q5	latch output
11	Q6	latch output
12	Q7	latch output
13	D	data input
14	LE	latch enable input (active LOW)
15	MR	conditional reset input (active LOW)
16	V _{CC}	supply voltage

2.4、Function Table

Operating mode	Input						Output							
	MR	LE	D	A0	A1	A2	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Reset (clear)	L	H	X	X	X	X	L	L	L	L	L	L	L	L
Demultiplexer (active HIGH 8-channel) decoder (when D=H)	L	L	d	L	L	L	Q=d	L	L	L	L	L	L	L
	L	L	d	H	L	L	L	Q=d	L	L	L	L	L	L
	L	L	d	L	H	L	L	L	Q=d	L	L	L	L	L
	L	L	d	H	H	L	L	L	L	Q=d	L	L	L	L
	L	L	d	L	L	H	L	L	L	L	Q=d	L	L	L
	L	L	d	H	L	H	L	L	L	L	L	Q=d	L	L
	L	L	d	L	H	H	L	L	L	L	L	L	Q=d	L
Memory	H	H	X	X	X	X	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇



(no action)														
Addressable latch	H	L	d	L	L	L	Q=d	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
	H	L	d	H	L	L	q ₀	Q=d	q ₂	q ₃	q ₄	q ₅	q ₆	q ₇
	H	L	d	L	H	L	q ₀	q ₁	Q=d	q ₃	q ₄	q ₅	q ₆	q ₇
	H	L	d	H	H	L	q ₀	q ₁	q ₂	Q=d	q ₄	q ₅	q ₆	q ₇
	H	L	d	L	L	H	q ₀	q ₁	q ₂	q ₃	Q=d	q ₅	q ₆	q ₇
	H	L	d	H	L	H	q ₀	q ₁	q ₂	q ₃	q ₄	Q=d	q ₆	q ₇
	H	L	d	L	H	H	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	Q=d	q ₇
	H	L	d	H	H	H	q ₀	q ₁	q ₂	q ₃	q ₄	q ₅	q ₆	Q=d

Note:

[1] H=HIGH voltage level; L=LOW voltage level; X=don't care.

[2] d=HIGH or LOW data one set-up time prior to the LOW-to-HIGH \overline{LE} transition.

[3] q=lower case letter indicates the state of the referenced input one set-up time prior to the LOW-to-HIGH transition.

2.5、Operating Mode Select Table

\overline{LE}	\overline{MR}	Mode
L	H	Addressable latch mode
H	H	Memory mode
L	L	Demultiplexer mode
H	L	Reset mode

Note: H=HIGH voltage level; L=LOW voltage level.

3、Electrical Parameter

3.1、Absolute Maximum Ratings

(Voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	V _{CC}	-	-0.5	+7.0	V
input clamping current	I _{IK}	V _I < -0.5V or V _I > V _{CC} +0.5V	-	±20	mA
output clamping current	I _{OK}	V _O < -0.5V or V _O > V _{CC} +0.5V	-	±20	mA
output current	I _O	V _O = -0.5V to (V _{CC} +0.5V)	-	±25	mA
supply current	I _{CC}	-	-	+70	mA
ground current	I _{GND}	-	-70	-	mA
storage temperature	T _{stg}	-	-65	+150	°C
total power dissipation	P _{tot}	-	-	500	mW
Soldering temperature	T _L	10s	DIP	245	°C
			SOP/TSSOP	260	°C



3.2、Recommended Operating Conditions

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
AiP74H259						
supply voltage	V_{CC}	-	2.0	5.0	6.0	V
input voltage	V_I	-	0	-	V_{CC}	V
output voltage	V_O	-	0	-	V_{CC}	V
input transition rise and fall rate	$\Delta t/\Delta V$	$V_{CC}=2.0V$	-	-	625	ns/V
		$V_{CC}=4.5V$	-	1.67	139	ns/V
		$V_{CC}=6.0V$	-	-	83	ns/V
ambient temperature	T_{amb}	-	-40	-	+125	°C
AiP74HCT259						
supply voltage	V_{CC}	-	4.5	5.0	5.5	V
input voltage	V_I	-	0	-	V_{CC}	V
output voltage	V_O	-	0	-	V_{CC}	V
input transition rise and fall rate	$\Delta t/\Delta V$	$V_{CC}=2.0V$	-	-	-	ns/V
		$V_{CC}=4.5V$	-	1.67	139	ns/V
		$V_{CC}=6.0V$	-	-	-	ns/V
ambient temperature	T_{amb}	-	-40	-	+125	°C

3.3、Electrical Characteristics

3.3.1、DC Characteristics 1

($T_{amb}=25^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AiP74HC259							
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0V$	1.5	1.2	-	V	
		$V_{CC}=4.5V$	3.15	2.4	-	V	
		$V_{CC}=6.0V$	4.2	3.2	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=2.0V$	-	0.8	0.5	V	
		$V_{CC}=4.5V$	-	2.1	1.35	V	
		$V_{CC}=6.0V$	-	2.8	1.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O=-20\mu A; V_{CC}=2.0V$	1.9	2.0	-	V
			$I_O=-20\mu A; V_{CC}=4.5V$	4.4	4.5	-	V
			$I_O=-20\mu A; V_{CC}=6.0V$	5.9	6.0	-	V
			$I_O=-4.0mA; V_{CC}=4.5V$	3.98	4.32	-	V
			$I_O=-5.2mA; V_{CC}=6.0V$	5.48	5.81	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH} \text{ or } V_{IL}$	$I_O=20\mu A; V_{CC}=2.0V$	-	0	0.1	V
			$I_O=20\mu A; V_{CC}=4.5V$	-	0	0.1	V
			$I_O=20\mu A; V_{CC}=6.0V$	-	0	0.1	V
			$I_O=4.0mA; V_{CC}=4.5V$	-	0.15	0.26	V
			$I_O=5.2mA; V_{CC}=6.0V$	-	0.16	0.26	V
input leakage current	I_I	$V_I=V_{CC} \text{ or } GND; V_{CC}=6.0V$	-	-	± 1.0	μA	
supply current	I_{CC}	$V_I=V_{CC} \text{ or } GND; I_O=0A; V_{CC}=6.0V$	-	-	8.0	μA	
input	C_I	-	-	3.5	-	pF	



capacitance							
AiP74HCT259							
HIGH-level input voltage	V_{IH}	$V_{CC}=4.5V$ to $5.5V$	2.0	1.6	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=4.5V$ to $5.5V$	-	1.2	0.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL} ; $V_{CC}=4.5V$	$I_O=-20\mu A$	4.4	4.5	-	V
			$I_O=-4.0mA$	3.98	4.32	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_O=20\mu A$; $V_{CC}=4.5V$	-	0	0.1	V
			$I_O=5.2mA$; $V_{CC}=6.0V$	-	0.15	0.26	V
input leakage current	I_I	$V_I=V_{CC}$ or GND; $V_{CC}=5.5V$	-	-	± 1.0	μA	
supply current	I_{CC}	$V_I=V_{CC}$ or GND; $I_O=0A$; $V_{CC}=5.5V$	-	-	8.0	μA	
additional supply current	ΔI_{CC}	$V_I=V_{CC}-2.1V$; other inputs at V_{CC} or GND; $I_O=0A$; $V_{CC}=4.5V$ to $5.5V$	pin An, \bar{LE}	-	150	540	μA
			pin D	-	120	432	μA
			pin \bar{MR}	-	75	270	μA
input capacitance	C_I	-	-	3.5	-	pF	

3.3.2、DC Characteristics 2

($T_{amb}=-40^{\circ}C$ to $+85^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AiP74HC259							
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0V$	1.5	-	-	V	
		$V_{CC}=4.5V$	3.15	-	-	V	
		$V_{CC}=6.0V$	4.2	-	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=2.0V$	-	-	0.5	V	
		$V_{CC}=4.5V$	-	-	1.35	V	
		$V_{CC}=6.0V$	-	-	1.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL}	$I_O=-20\mu A$; $V_{CC}=2.0V$	1.9	-	-	V
			$I_O=-20\mu A$; $V_{CC}=4.5V$	4.4	-	-	V
			$I_O=-20\mu A$; $V_{CC}=6.0V$	5.9	-	-	V
			$I_O=-4.0mA$; $V_{CC}=4.5V$	3.84	-	-	V
			$I_O=-5.2mA$; $V_{CC}=6.0V$	5.34	-	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_O=20\mu A$; $V_{CC}=2.0V$	-	-	0.1	V
			$I_O=20\mu A$; $V_{CC}=4.5V$	-	-	0.1	V
			$I_O=20\mu A$; $V_{CC}=6.0V$	-	-	0.1	V
			$I_O=4.0mA$; $V_{CC}=4.5V$	-	-	0.33	V
			$I_O=5.2mA$; $V_{CC}=6.0V$	-	-	0.33	V
input leakage current	I_I	$V_I=V_{CC}$ or GND; $V_{CC}=6.0V$	-	-	± 1.0	μA	
supply current	I_{CC}	$V_I=V_{CC}$ or GND; $I_O=0A$; $V_{CC}=6.0V$	-	-	80	μA	
input capacitance	C_I	-	-	-	-	pF	
AiP74HCT259							
HIGH-level input voltage	V_{IH}	$V_{CC}=4.5V$ to $5.5V$	2.0	-	-	V	



LOW-level input voltage	V_{IL}	$V_{CC}=4.5V$ to $5.5V$		-	-	0.8	V
HIGH-level output voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL} ; $V_{CC}=4.5V$	$I_O=-20\mu A$	4.4	-	-	V
			$I_O=-4.0mA$	3.84	-	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_O=20\mu A$; $V_{CC}=4.5V$	-	-	0.1	V
			$I_O=5.2mA$; $V_{CC}=6.0V$	-	-	0.33	V
input leakage current	I_I	$V_I=V_{CC}$ or GND; $V_{CC}=5.5V$		-	-	± 1.0	μA
supply current	I_{CC}	$V_I=V_{CC}$ or GND; $I_O=0A$; $V_{CC}=5.5V$		-	-	80	μA
additional supply current	ΔI_{CC}	$V_I=V_{CC}-2.1V$; other inputs at V_{CC} or GND; $I_O=0A$; $V_{CC}=4.5V$ to $5.5V$	pin An, \bar{LE}	-	-	675	μA
			pin D	-	-	540	μA
			pin \bar{MR}	-	-	338	μA
input capacitance	C_I	-		-	-	-	pF

3.3.3、DC Characteristics 3

($T_{amb}=-40^{\circ}C$ to $+125^{\circ}C$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AiP74HC259							
HIGH-level input voltage	V_{IH}	$V_{CC}=2.0V$	1.5	-	-	V	
		$V_{CC}=4.5V$	3.15	-	-	V	
		$V_{CC}=6.0V$	4.2	-	-	V	
LOW-level input voltage	V_{IL}	$V_{CC}=2.0V$	-	-	0.5	V	
		$V_{CC}=4.5V$	-	-	1.35	V	
		$V_{CC}=6.0V$	-	-	1.8	V	
HIGH-level output voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL}	$I_O=-20\mu A$; $V_{CC}=2.0V$	1.9	-	-	V
			$I_O=-20\mu A$; $V_{CC}=4.5V$	4.4	-	-	V
			$I_O=-20\mu A$; $V_{CC}=6.0V$	5.9	-	-	V
			$I_O=-4.0mA$; $V_{CC}=4.5V$	3.7	-	-	V
			$I_O=-5.2mA$; $V_{CC}=6.0V$	5.2	-	-	V
LOW-level output voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_O=20\mu A$; $V_{CC}=2.0V$	-	-	0.1	V
			$I_O=20\mu A$; $V_{CC}=4.5V$	-	-	0.1	V
			$I_O=20\mu A$; $V_{CC}=6.0V$	-	-	0.1	V
			$I_O=4.0mA$; $V_{CC}=4.5V$	-	-	0.4	V
			$I_O=5.2mA$; $V_{CC}=6.0V$	-	-	0.4	V
input leakage current	I_I	$V_I=V_{CC}$ or GND; $V_{CC}=6.0V$		-	-	± 1.0	μA
supply current	I_{CC}	$V_I=V_{CC}$ or GND; $I_O=0A$; $V_{CC}=6.0V$		-	-	160	μA
input capacitance	C_I	-		-	-	-	pF
AiP74HCT259							
HIGH-level input voltage	V_{IH}	$V_{CC}=4.5V$ to $5.5V$		2.0	-	-	V
LOW-level input voltage	V_{IL}	$V_{CC}=4.5V$ to $5.5V$		-	-	0.8	V
HIGH-level output voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL} ; $V_{CC}=4.5V$	$I_O=-20\mu A$	4.4	-	-	V
			$I_O=-4.0mA$	3.7	-	-	V



LOW-level output voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$I_O=20\mu A; V_{CC}=4.5V$	-	-	0.1	V
			$I_O=5.2mA; V_{CC}=6.0V$	-	-	0.4	V
input leakage current	I_I	$V_I=V_{CC}$ or GND; $V_{CC}=5.5V$		-	-	± 1.0	μA
supply current	I_{CC}	$V_I=V_{CC}$ or GND; $I_O=0A; V_{CC}=5.5V$		-	-	160	μA
additional supply current	ΔI_{CC}	$V_I=V_{CC}-2.1V$; other inputs at V_{CC} or GND; $I_O=0A$; $V_{CC}=4.5V$ to $5.5V$	pin An, \overline{LE}	-	-	735	μA
			pin D	-	-	588	μA
			pin \overline{MR}	-	-	368	μA
input capacitance	C_I	-		-	-	-	pF

3.3.4、AC Characteristics 1

($T_{amb}=25^\circ C$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AiP74HC259							
propagation delay	t_{pd}	D to Qn; see Figure 5	$V_{CC}=2.0V$	-	58	185	ns
			$V_{CC}=4.5V$	-	21	37	ns
			$V_{CC}=5.0V; C_L=15pF$	-	18	-	ns
			$V_{CC}=6.0V$	-	17	31	ns
		An to Qn; see Figure 6	$V_{CC}=2.0V$	-	58	185	ns
			$V_{CC}=4.5V$	-	21	37	ns
			$V_{CC}=5.0V; C_L=15pF$	-	17	-	ns
			$V_{CC}=6.0V$	-	17	31	ns
		\overline{LE} to Qn; see Figure 7	$V_{CC}=2.0V$	-	55	170	ns
			$V_{CC}=4.5V$	-	20	34	ns
			$V_{CC}=5.0V; C_L=15pF$	-	17	-	ns
			$V_{CC}=6.0V$	-	16	29	ns
HIGH to LOW propagation delay	t_{PHL}	\overline{MR} to Qn; see Figure 8	$V_{CC}=2.0V$	-	50	155	ns
			$V_{CC}=4.5V$	-	18	31	ns
			$V_{CC}=5.0V; C_L=15pF$	-	15	-	ns
			$V_{CC}=6.0V$	-	14	26	ns
transition time	t_t	see Figure 7	$V_{CC}=2.0V$	-	19	75	ns
			$V_{CC}=4.5V$	-	7	15	ns
			$V_{CC}=6.0V$	-	6	13	ns
pulse width	t_w	\overline{LE} HIGH or LOW; see Figure 7	$V_{CC}=2.0V$	70	17	-	ns
			$V_{CC}=4.5V$	14	6	-	ns
			$V_{CC}=6.0V$	12	5	-	ns
		\overline{MR} LOW; see Figure 8	$V_{CC}=2.0V$	70	17	-	ns
			$V_{CC}=4.5V$	14	6	-	ns
			$V_{CC}=6.0V$	12	5	-	ns
set-up time	t_{su}	D, An to \overline{LE} ; see Figure 9 and Figure 10	$V_{CC}=2.0V$	80	19	-	ns
			$V_{CC}=4.5V$	16	7	-	ns
			$V_{CC}=6.0V$	14	6	-	ns
hold time	t_h	D to \overline{LE} ; see Figure 9	$V_{CC}=2.0V$	0	-19	-	ns
			$V_{CC}=4.5V$	0	-6	-	ns



		and Figure 10	$V_{CC}=6.0V$	0	-5	-	ns
		An to \bar{LE} ; see Figure 9 and Figure 10	$V_{CC}=2.0V$	2	-11	-	ns
			$V_{CC}=4.5V$	2	-4	-	ns
			$V_{CC}=6.0V$	2	-3	-	ns
power dissipation capacitance	C_{PD}	$f_i=1MHz; V_I=GND \text{ to } V_{CC}$	-	19	-	pF	
AiP74HCT259							
propagation delay	t_{pd}	D to Qn; see Figure 5	$V_{CC}=4.5V$	-	23	39	ns
			$V_{CC}=5.0V; C_L=15pF$	-	20	-	ns
		An to Qn; see Figure 6	$V_{CC}=4.5V$	-	25	41	ns
			$V_{CC}=5.0V; C_L=15pF$	-	20	-	ns
		\bar{LE} to Qn; see Figure 7	$V_{CC}=4.5V$	-	22	38	ns
$V_{CC}=5.0V; C_L=15pF$	-		20	-	ns		
HIGH to LOW propagation delay	t_{PHL}	\bar{MR} to Qn; see Figure 8	$V_{CC}=4.5V$	-	23	39	ns
			$V_{CC}=5.0V; C_L=15pF$	-	20	-	ns
transition time	t_t	$V_{CC}=4.5V$; see Figure 7		-	7	15	ns
pulse width	t_w	\bar{LE} HIGH or LOW; $V_{CC}=4.5V$; see Figure 7		19	11	-	ns
		\bar{MR} LOW; $V_{CC}=4.5V$; see Figure 8		18	10	-	ns
set-up time	t_{su}	D, An to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		17	10	-	ns
hold time	t_h	D to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		0	-8	-	ns
		An to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		0	-4	-	ns
power dissipation capacitance	C_{PD}	$f_i=1MHz; V_I=GND \text{ to } V_{CC}-1.5V$		-	19	-	pF

Note:

- [1] Typical values are measured at nominal supply voltage ($V_{CC}=3.3V$ and $V_{CC}=5.0V$).
- [2] t_{pd} is the same as t_{PLH} and t_{PHL} .
- [3] t_t is the same as t_{THL} and t_{TLH} .
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$$

where:

f_i =input frequency in MHz;

f_o =output frequency in MHz;

C_L =output load capacitance in pF;

V_{CC} =supply voltage in V;

N =number of inputs switching;

$\sum (C_L \times V_{CC}^2 \times f_o)$ =sum of outputs.



3.3.5、AC Characteristics 2

($T_{amb}=-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AiP74HC259							
propagation delay	t_{pd}	D to Qn; see Figure 5	$V_{CC}=2.0\text{V}$	-	-	230	ns
			$V_{CC}=4.5\text{V}$	-	-	46	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	39	ns
		An to Qn; see Figure 6	$V_{CC}=2.0\text{V}$	-	-	230	ns
			$V_{CC}=4.5\text{V}$	-	-	46	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	39	ns
		$\overline{\text{LE}}$ to Qn; see Figure 7	$V_{CC}=2.0\text{V}$	-	-	215	ns
			$V_{CC}=4.5\text{V}$	-	-	43	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	37	ns
HIGH to LOW propagation delay	t_{PHL}	$\overline{\text{MR}}$ to Qn; see Figure 8	$V_{CC}=2.0\text{V}$	-	-	195	ns
			$V_{CC}=4.5\text{V}$	-	-	39	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	33	ns
transition time	t_t	see Figure 7	$V_{CC}=2.0\text{V}$	-	-	95	ns
			$V_{CC}=4.5\text{V}$	-	-	19	ns
			$V_{CC}=6.0\text{V}$	-	-	16	ns
pulse width	t_w	$\overline{\text{LE}}$ HIGH or LOW; see Figure 7	$V_{CC}=2.0\text{V}$	90	-	-	ns
			$V_{CC}=4.5\text{V}$	18	-	-	ns
			$V_{CC}=6.0\text{V}$	15	-	-	ns
		$\overline{\text{MR}}$ LOW; see Figure 8	$V_{CC}=2.0\text{V}$	90	-	-	ns
			$V_{CC}=4.5\text{V}$	18	-	-	ns
			$V_{CC}=6.0\text{V}$	15	-	-	ns
set-up time	t_{su}	D, An to $\overline{\text{LE}}$; see Figure 9 and Figure 10	$V_{CC}=2.0\text{V}$	100	-	-	ns
			$V_{CC}=4.5\text{V}$	20	-	-	ns
			$V_{CC}=6.0\text{V}$	17	-	-	ns
hold time	t_h	D to $\overline{\text{LE}}$; see Figure 9 and Figure 10	$V_{CC}=2.0\text{V}$	0	-	-	ns
			$V_{CC}=4.5\text{V}$	0	-	-	ns
			$V_{CC}=6.0\text{V}$	0	-	-	ns
		An to $\overline{\text{LE}}$; see Figure 9 and Figure 10	$V_{CC}=2.0\text{V}$	2	-	-	ns
			$V_{CC}=4.5\text{V}$	2	-	-	ns
			$V_{CC}=6.0\text{V}$	2	-	-	ns
power dissipation capacitance	C_{PD}	$f_i=1\text{MHz}; V_i=\text{GND to } V_{CC}$	-	-	-	pF	
AiP74HCT259							
propagation delay	t_{pd}	D to Qn; see Figure 5	$V_{CC}=4.5\text{V}$	-	-	49	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
		An to Qn;	$V_{CC}=4.5\text{V}$	-	-	51	ns



		see Figure 6	$V_{CC}=5.0V; C_L=15pF$	-	-	-	ns
		\bar{LE} to Qn; see Figure 7	$V_{CC}=4.5V$	-	-	48	ns
			$V_{CC}=5.0V; C_L=15pF$	-	-	-	ns
HIGH to LOW propagation delay	t_{PHL}	\bar{MR} to Qn; see Figure 8	$V_{CC}=4.5V$	-	-	49	ns
			$V_{CC}=5.0V; C_L=15pF$	-	-	-	ns
transition time	t_t	$V_{CC}=4.5V$; see Figure 7		-	-	19	ns
pulse width	t_w	\bar{LE} HIGH or LOW; $V_{CC}=4.5V$; see Figure 7		24	-	-	ns
		\bar{MR} LOW; $V_{CC}=4.5V$; see Figure 8		23	-	-	ns
set-up time	t_{su}	D, An to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		21	-	-	ns
hold time	t_h	D to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		0	-	-	ns
		An to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		0	-	-	ns
power dissipation capacitance	C_{PD}	$f_i=1MHz; V_i=GND$ to $V_{CC}-1.5V$		-	-	-	pF

Note:

[1] Typical values are measured at nominal supply voltage ($V_{CC}=3.3V$ and $V_{CC}=5.0V$).

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] t_t is the same as t_{THL} and t_{TLH} .

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i =input frequency in MHz;

f_o =output frequency in MHz;

C_L =output load capacitance in pF;

V_{CC} =supply voltage in V;

N =number of inputs switching;

$\sum (C_L \times V_{CC}^2 \times f_o)$ =sum of outputs.



3.3.6. AC Characteristics 3

($T_{amb} = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
AiP74HC259							
propagation delay	t_{pd}	D to Qn; see Figure 5	$V_{CC}=2.0\text{V}$	-	-	280	ns
			$V_{CC}=4.5\text{V}$	-	-	56	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	48	ns
		An to Qn; see Figure 6	$V_{CC}=2.0\text{V}$	-	-	280	ns
			$V_{CC}=4.5\text{V}$	-	-	56	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	48	ns
		$\bar{L}E$ to Qn; see Figure 7	$V_{CC}=2.0\text{V}$	-	-	255	ns
			$V_{CC}=4.5\text{V}$	-	-	51	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	43	ns
HIGH to LOW propagation delay	t_{PHL}	$\bar{M}R$ to Qn; see Figure 8	$V_{CC}=2.0\text{V}$	-	-	235	ns
			$V_{CC}=4.5\text{V}$	-	-	47	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
			$V_{CC}=6.0\text{V}$	-	-	40	ns
transition time	t_t	see Figure 7	$V_{CC}=2.0\text{V}$	-	-	119	ns
			$V_{CC}=4.5\text{V}$	-	-	22	ns
			$V_{CC}=6.0\text{V}$	-	-	19	ns
pulse width	t_w	$\bar{L}E$ HIGH or LOW; see Figure 7	$V_{CC}=2.0\text{V}$	105	-	-	ns
			$V_{CC}=4.5\text{V}$	21	-	-	ns
			$V_{CC}=6.0\text{V}$	18	-	-	ns
		$\bar{M}R$ LOW; see Figure 8	$V_{CC}=2.0\text{V}$	105	-	-	ns
			$V_{CC}=4.5\text{V}$	21	-	-	ns
			$V_{CC}=6.0\text{V}$	18	-	-	ns
set-up time	t_{su}	D, An to $\bar{L}E$; see Figure 9 and Figure 10	$V_{CC}=2.0\text{V}$	120	-	-	ns
			$V_{CC}=4.5\text{V}$	24	-	-	ns
			$V_{CC}=6.0\text{V}$	20	-	-	ns
hold time	t_h	D to $\bar{L}E$; see Figure 9 and Figure 10	$V_{CC}=2.0\text{V}$	0	-	-	ns
			$V_{CC}=4.5\text{V}$	0	-	-	ns
			$V_{CC}=6.0\text{V}$	0	-	-	ns
		An to $\bar{L}E$; see Figure 9 and Figure 10	$V_{CC}=2.0\text{V}$	2	-	-	ns
			$V_{CC}=4.5\text{V}$	2	-	-	ns
			$V_{CC}=6.0\text{V}$	2	-	-	ns
power dissipation capacitance	C_{PD}	$f_i=1\text{MHz}; V_i=\text{GND to } V_{CC}$	-	-	-	pF	
AiP74HCT259							
propagation delay	t_{pd}	D to Qn; see Figure 5	$V_{CC}=4.5\text{V}$	-	-	59	ns
			$V_{CC}=5.0\text{V}; C_L=15\text{pF}$	-	-	-	ns
		An to Qn;	$V_{CC}=4.5\text{V}$	-	-	62	ns



		see Figure 6	$V_{CC}=5.0V; C_L=15pF$	-	-	-	ns
		\bar{LE} to Qn; see Figure 7	$V_{CC}=4.5V$	-	-	57	ns
			$V_{CC}=5.0V; C_L=15pF$	-	-	-	ns
HIGH to LOW propagation delay	t_{PHL}	\bar{MR} to Qn; see Figure 8	$V_{CC}=4.5V$	-	-	59	ns
			$V_{CC}=5.0V; C_L=15pF$	-	-	-	ns
transition time	t_t	$V_{CC}=4.5V$; see Figure 7		-	-	22	ns
pulse width	t_w	\bar{LE} HIGH or LOW; $V_{CC}=4.5V$; see Figure 7		29	-	-	ns
		\bar{MR} LOW; $V_{CC}=4.5V$; see Figure 8		27	-	-	ns
set-up time	t_{su}	D, An to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		26	-	-	ns
hold time	t_h	D to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		0	-	-	ns
		An to \bar{LE} ; $V_{CC}=4.5V$; see Figure 9 and Figure 10		0	-	-	ns
power dissipation capacitance	C_{PD}	$f_i=1MHz; V_i=GND$ to $V_{CC}-1.5V$		-	-	-	pF

Note:

[1] Typical values are measured at nominal supply voltage ($V_{CC}=3.3V$ and $V_{CC}=5.0V$).

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] t_t is the same as t_{THL} and t_{TLH} .

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i =input frequency in MHz;

f_o =output frequency in MHz;

C_L =output load capacitance in pF;

V_{CC} =supply voltage in V;

N =number of inputs switching;

$\sum (C_L \times V_{CC}^2 \times f_o)$ =sum of outputs.



4、Testing Circuit

4.1、AC Testing Circuit




Figure 4. Test circuit for measuring switching times

Definitions for test circuit:

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to the output impedance Z_o of the pulse generator.

R_L =Load resistance.

S1=Test selection switch.

4.2、AC Testing Waveforms




Figure 5. Data input to output propagation delays




Figure 6. Address input to output propagation delays




Figure 7. Enable input to output propagation delays and pulse width




Figure 8. Master reset input to output propagation delay




Figure 9. Data input to latch enable input set-up and hold times




Figure 10. Address input to latch enable input set-up and hold times

4.3. Measurement Points

Type	Input		Output	
	V_M	V_M	V_X	V_Y
AiP74HC259	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$0.1 \times V_{CC}$	$0.9 \times V_{CC}$
AiP74HCT259	1.3V	1.3V	$0.1 \times V_{CC}$	$0.9 \times V_{CC}$


4.4. Test Data

Type	Input		Load		S1 position
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}
AiP74HC259	V_{CC}	6ns	15pF, 50pF	1k Ω	open
AiP74HCT259	3V	6ns	15pF, 50pF	1k Ω	open



5、Package Information




5.1、DIP16



Symbol	Dimensions (mm)	
	Min.	Max.
A2	3.20	3.60
A1	0.51	-
A	3.60	5.33
L	3.00	3.60
b	0.36	0.56
B1	1.52	
D	18.80	19.94
E1	6.20	6.60
e	2.54	
c	0.20	0.36
eB	7.62	9.30






5.2、SOP16



Symbol	Dimensions (mm)	
	Min.	Max.
A	1.35	1.80
A1	0.10	0.25
A2	1.25	1.55
b	0.33	0.51
c	0.19	0.25
D	9.50	10.10
E	5.80	6.30
E1	3.70	4.10
e	1.27	
L	0.35	0.89
θ	0°	8°



5.3、TSSOP16



Symbol	Dimensions (mm)	
	Min.	Max.
A	-	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	4.90	5.10
E1	4.30	4.50
E	6.20	6.60
e	0.65	
L	0.45	0.75
θ	0°	8°



6、 Statements And Notes

6.1、 The name and content of Hazardous substances or Elements in the product

Part name	Hazardous substances or Elements									
	Lead and lead compounds	Mercury and mercury compounds	Cadmium and cadmium compounds	Hexavalent chromium compounds	Polybrominated biphenyls	Polybrominated biphenyl ethers	Dibutyl phthalate	Butylbenzyl phthalate	Di-2-ethylhexyl phthalate	Diisobutyl phthalate
Lead frame	○	○	○	○	○	○	○	○	○	○
Plastic resin	○	○	○	○	○	○	○	○	○	○
Chip	○	○	○	○	○	○	○	○	○	○
The lead	○	○	○	○	○	○	○	○	○	○
Plastic sheet installed	○	○	○	○	○	○	○	○	○	○
explanation	○: Indicates that the content of hazardous substances or elements in the detection limit of the following the SJ/T11363-2006 standard. ×: Indicates that the content of hazardous substances or elements exceeding the SJ/T11363-2006 Standard limit requirements.									

6.2、 Notes

We Recommend you to read this chapter carefully before using this product.

The information in this chapter is provided for reference only and i-Core disclaims any express or implied warranties, including but not limited to applicability, special application or non-infringement of third party rights.

This product is not suitable for critical equipment such as life-saving, life-sustaining or safety equipment. It is also not suitable for applications that may result in personal injury, death, or serious property or environmental damage due to product malfunction or failure. I-Core will not be liable for any damages incurred by the customers at their own risk for such applications.

The customer is responsible for conducting all necessary tests i-Core’s application to avoid failure in the application or the application of the customer’s third party users. I-Core does not accept any liability.

The Company reserves the right to change or improve the information published in this chapter at any time.

The information in this chapter are subject to change without notice. We recommend the customer to consult our sales staff before purchasing.

Please obtain related materials form i-Core’s regular channels and we are not responsible for its content if it is provided by sources other than our company.

In case of any conflict between the Chinese and English version, the version is subject to the Chinese one.